Exploiting Idle Floating-Point Resources for Integer Execution

Subramanya Sastry, Subbarao Palacharla, James E. Smith

University of Wisconsin, Madison

Motivation

- Partitioned integer and floating-point resources on current superscalar processors.
- Simplifies implementation.
- BUT....

Idle floating-point resources while executing integer code

Superscalar Microarchitecture



Contributions

- Compiler algorithms to exploit idle fp resources.
 - FP unit augmented to support integer operations.
 - Algorithms are simple, easy to implement, fast in practice.
- Results (on a 4-way issue superscalar machine):
 - 3%-23% perf. improvement on SpecINT95 programs.
 - FP programs do not experience slowdowns.
 - Occasional perf. improvements on FP programs.

Outline

- Motivation
- Hardware changes
- Preliminaries
 - Register Dependence Graph
 - Partitioning Heuristics
- Basic Partitioning Scheme
 - Algorithm
 - Results
- Advanced Partitioning Scheme
 - Copy instructions and Code duplication
 - Algorithm Overview
 - Results

Hardware Changes

Minimal hardware changes

- No extra buses, registers, register file ports required.
- Extra functional units for simple integer operations.
 - Assumes integer operation latency is not affected.
 - Integer multiply and divides not supported.
- Extend ISA to encode integer operations using fp regs.
- Changes in the spirit of Intel MMX, Sun VIS extensions.

Advantages

For integer programs, provides:

- *Additional* issue and execution bandwidth.
- *Bigger* instruction window.
- *Larger* register file.

Code partitioning

- Terminology :
 - Integer subsystem denoted as INT subsystem.
 - Floating-point subsystem denoted as FP_a subsystem.
- Identify integer code that can execute in FP_a subsystem.
 - Divide code into FP_a and INT partitions.
- Inter-partition communication:
 - Through existing loads/stores.
 - Through copy instructions.
 - Avoid communication through code duplication.

Constraint: Only INT subsystem can execute loads/stores.

Register Dependence Graph(RDG)

- Graph representing pseudo-register dependences.
 - Computed by solving reaching-defns dataflow problem.
- Load/store instructions split into two nodes
 - Address nodes(assigned to INT).
 - Value nodes(could be assigned to FP_a).

RDG continued...

G = RDG of a program

LS(G) = Set of load/store address nodes

LdSt slice = Instructions computing memory addresses

 $= \bigcup_{v \in LS(G)} BackwardSlice(G, v)$

Branch slice & *store-value* slice are similarly defined.



Partitioning Heuristics

- Only INT subsystem can execute loads/stores => LS(G) is assigned to INT.
- Memory addressing/access on critical path.
 - Minimize communication overheads on these paths.
 - For integer programs, short addressing paths.
 - Entire *LdSt* slice assigned to **INT** partition.
- *Branch* and *store-value* slices can be assigned to FP_a.

Partitioning Heuristics (contd...)

LdSt slice close to 50% of dynamic instruction count.

- Use greedy strategy to maximize size of FP_a partition.

Goal: *Maximize* size of the FP_a partition. *Minimize* instruction & communication overheads.

Roadmap ...

- Motivation
- Hardware changes
- Preliminaries
 - Register Dependence Graph
 - Partitioning Heuristics
- Basic Partitioning Scheme
 - Algorithm
 - Results
- Advanced Partitioning Scheme
 - Copy instructions and Code duplication
 - Algorithm Overview
 - Results

Basic Partitioning Scheme

Restriction:

- No extra communication instructions.
- => Existing loads/stores used for communication.

Partitioning condition:

- Consider undirected graph G_u corresponding to G.
- $v \in F(G_u) => v$ is not reachable from any node in $I(G_u)$.

Algorithm:

- 1. Find connected components of G_u.
- 2. Components containing addr. nodes are assigned to INT.
- 3. Other components (containing *only* branch and store value computation) are assigned to FP_a .



Evaluation Methodology

Compiler:

- *gcc-2.7.1* modified to do code partitioning.
- Generates code for an extended SimpleScalar ISA.
- Integer multiply & divide not supported in fp subsystem.

Benchmarks:

• SPECint95 programs.

Simulation Environment:

- Timing simulator based on the SimpleScalar toolset.
- Models both a conventional and an augmented arch.

Evaluation Metric:

- All benchmarks run to completion.
- Speedups based on cycles to completion.

Size of FP_a partition



Performance improvements



Performance Improvements on a 4-way issue (2 int + 2 fp) machine

Subramanya Sastry

Exploiting Idle FP Resources for Integer Execution

Advanced Partitioning Scheme

Limitations of the earlier scheme:

- Partitioning conditions force some branch and store-value computation to INT.
- Calling convention limitations: Int arguments & Int return values must be in int registers.
 => Argument/return-value slices assigned to INT.

Solutions:

- Introduce instructions to copy values.
- Duplicate code.
- Have to evaluate benefit of these *extra* instructions since they introduce overhead in the program.



I1:	move cp to fp	\$16, \$16 ,	\$0 \$f2
ATE.	0_00_2	+,	<i>+</i>
ېدىم 12:	lw	\$f4,	reg_mask
т3:	sra,c	\$f4,	\$f4, \$f2
т4.	andi,c	Śf4,	\$f4, 0x1
T5.	beq,c	Śf4,	\$0, \$L4
1 5 .	move	\$4, \$	516
T7:	jal	delet	e equiv req
T8:	lw	\$3, r	reg tick
T9:	sll	\$2, \$	516, 2
T10:	addu	\$2, \$	\$2, \$3
T11:	lw	\$f0,	0(\$2)
T12:	bltz,c	\$£0,	\$L4
T13:	addu, c	\$£0,	\$f0, 1
<i>T</i> 14:	SW	\$£0,	0(\$2)
ст Л •			
914. -1-		410	
115:	addu	Ş16,	\$16, 1
I15c:	cp_to_tp	<i>\$16,</i>	<i>Ş12</i>
I16:	sit,c	ޱ4,	ŞI2, 66
117:	bne,c	Şf4,	\$0 , \$L5



11: 11d:	move move,c	\$16, \$0 \$f2, \$0
\$L5 <i>12:</i> 13: 14:	: <i>lw</i> sra,c andi,c	<i>\$f4, reg_mask</i> \$f4, \$f4, \$f2 \$f4, \$f4, 0x1
15: 16:	beq,c move	\$f4, \$0, \$L4 \$4, \$16
17: 18:	jal lw gll	delete_equiv_reg \$3, reg_tick \$2 \$16 2
19: 110: <i>111:</i>	addu <i>lw</i>	\$2, \$10, 2 \$2, \$2, \$3 \$f0, 0(\$2)
I12: I13:	bltz,c addu,c	\$f0, \$L4 \$f0, \$f0, 1
114: \$L4:	SW	\$IU, U(\$2)
I15: I15d: I16: I17:	addu addu,c slt,c bne,c	<pre>\$16, \$16, 1 \$f2, \$f2, 1 \$f4, \$f2, 66 \$f4, \$0, \$L5</pre>



Copying vs Duplication

Duplication:

- + No communication between register files.
- Requires copy/duplication of parents.
 => Effect might fan out along backward slice.

Copying:

- Requires communication between register files.
- + Does not affect parents.

Implications:

- Optimal decisions cannot be made using only local info.
- Heuristics used to pick between the two.

Algorithm Overview

Let G_u be the undirected RDG.

- 1. Assign *LdSt* slice to **INT**.
- 2. Assign connected components in G_u containing *only* branch and store-value computation to FP_a.
- 3. Make copying/duplication decisions for all nodes in G_u .
- 4. For other connected components of G_u , determine where to introduce copies/duplicates.
- 5. Insert copies/duplicates.



Step 4 of the algorithm



Step 4 of the algorithm



Size of FP_a partition



Subramanya Sastry

Exploiting Idle FP Resources for Integer Execution

Performance Improvements



Performance improvements on a 4-way issue (2 int + 2 fp) machine

Subramanya Sastry

Exploiting Idle FP Resources for Integer Execution

Conclusions

- Can exploit idle fp resources for integer execution.
- Minimal hardware changes to support integer execution in the floating-point subsystem.
- Code partitioning done by the compiler.
- Copy instructions and code duplication are useful in getting good FP_a partitions.
- 9%-41% of dynamic instructions execute in FP_a.
- 3%-23% performance improvements on a 4-way issue m/c.