# Exploiting Idle Floating-Point Resources for Integer Execution 

Subramanya Sastry, Subbarao Palacharla, James E. Smith

University of Wisconsin, Madison

## Motivation

- Partitioned integer and floating-point resources on current superscalar processors.
- Simplifies implementation.
- BUT....


## Idle floating-point resources while executing integer code

## Superscalar Microarchitecture



## Contributions

- Compiler algorithms to exploit idle fp resources.
- FP unit augmented to support integer operations.
- Algorithms are simple, easy to implement, fast in practice.
- Results (on a 4-way issue superscalar machine):
- 3\%-23\% perf. improvement on SpecINT95 programs.
- FP programs do not experience slowdowns.
- Occasional perf. improvements on FP programs.


## Outline

- Motivation
- Hardware changes
- Preliminaries
- Register Dependence Graph
- Partitioning Heuristics
- Basic Partitioning Scheme
- Algorithm
- Results
- Advanced Partitioning Scheme
- Copy instructions and Code duplication
- Algorithm Overview
- Results


## Hardware Changes

Minimal hardware changes

- No extra buses, registers, register file ports required.
- Extra functional units for simple integer operations.
- Assumes integer operation latency is not affected.
- Integer multiply and divides not supported.
- Extend ISA to encode integer operations using fp regs.
- Changes in the spirit of Intel MMX, Sun VIS extensions.


## Advantages

For integer programs, provides:

- Additional issue and execution bandwidth.
- Bigger instruction window.
- Larger register file.


## Code partitioning

- Terminology :
- Integer subsystem denoted as INT subsystem.
- Floating-point subsystem denoted as $\mathrm{FP}_{\mathrm{a}}$ subsystem.
- Identify integer code that can execute in $\mathrm{FP}_{\mathrm{a}}$ subsystem.
- Divide code into $\mathrm{FP}_{\mathrm{a}}$ and INT partitions.
- Inter-partition communication:
- Through existing loads/stores.
- Through copy instructions.
- Avoid communication through code duplication.

Constraint: Only INT subsystem can execute loads/stores.

## Register Dependence Graph(RDG)

- Graph representing pseudo-register dependences.
- Computed by solving reaching-defns dataflow problem.
- Load/store instructions split into two nodes
- Address nodes(assigned to INT).
- Value nodes(could be assigned to $\mathrm{FP}_{\mathrm{a}}$ ).


## RDG continued...

G $\quad=$ RDG of a program
LS(G) = Set of load/store address nodes
LdSt slice $=$ Instructions computing memory addresses

$$
=\underset{v \in L S(G)}{\cup} \operatorname{BackwardSlice}(G, v)
$$

Branch slice \& store-value slice are similarly defined.


## Partitioning Heuristics

- Only INT subsystem can execute loads/stores
$=>\operatorname{LS}(\mathrm{G})$ is assigned to INT.
- Memory addressing/access on critical path.
- Minimize communication overheads on these paths.
- For integer programs, short addressing paths.
- Entire LdSt slice assigned to INT partition.
- Branch and store-value slices can be assigned to $\mathrm{FP}_{\mathrm{a}}$.


## Partitioning Heuristics (contd...)

LdSt slice close to $50 \%$ of dynamic instruction count.

- Use greedy strategy to maximize size of $\mathrm{FP}_{\mathrm{a}}$ partition.

Goal: Maximize size of the $\mathrm{FP}_{\mathrm{a}}$ partition. Minimize instruction \& communication overheads.

## Roadmap ...

- Motivation
- Hardware changes
- Preliminaries
- Register Dependence Graph
- Partitioning Heuristics
- Basic Partitioning Scheme
- Algorithm
- Results
- Advanced Partitioning Scheme
- Copy instructions and Code duplication
- Algorithm Overview
- Results


## Basic Partitioning Scheme

## Restriction:

- No extra communication instructions.
$=>$ Existing loads/stores used for communication.
Partitioning condition:
- Consider undirected graph $G_{u}$ corresponding to $G$.
$-v \in F\left(G_{u}\right)=>v$ is not reachable from any node in $I\left(G_{u}\right)$.
Algorithm:

1. Find connected components of $G_{u}$.
2. Components containing addr. nodes are assigned to INT.
3. Other components (containing only branch and store value computation) are assigned to $\mathrm{FP}_{\mathrm{a}}$.


## Evaluation Methodology

## Compiler:

- gcc-2.7.1 modified to do code partitioning.
- Generates code for an extended SimpleScalar ISA.
- Integer multiply \& divide not supported in fp subsystem.

Benchmarks:

- SPECint95 programs.

Simulation Environment:

- Timing simulator based on the SimpleScalar toolset.
- Models both a conventional and an augmented arch.

Evaluation Metric:

- All benchmarks run to completion.
- Speedups based on cycles to completion.


## Size of $\mathrm{FP}_{\mathrm{a}}$ partition



## Performance improvements



Performance Improvements on a 4-way issue (2 int + 2 fp) machine

## Advanced Partitioning Scheme

Limitations of the earlier scheme:

- Partitioning conditions force some branch and store-value computation to INT.
- Calling convention limitations: Int arguments \& Int return values must be in int registers. => Argument/return-value slices assigned to INT.

Solutions:

- Introduce instructions to copy values.
- Duplicate code.
- Have to evaluate benefit of these extra instructions since they introduce overhead in the program.


## LdSt Slice

| I1: |  | move | \$16, \$0 |
| :---: | :---: | :---: | :---: |
| \$L5: |  |  |  |
| I2: |  | lw | \$2, reg_mask |
| I3: |  | sra | \$2, \$2, \$16 |
| I4: |  | andi | \$2, \$2, 0x1 |
| I5: |  | beq | \$2, \$0, \$L4 |
| I6: |  | move | \$4, \$16 |
| I7: |  | jal | delete_equiv_reg |
| I8: |  | lw | \$3, reg_tick |
| I9: |  | sll | \$2, \$16, 2 |
| I10: |  | addu | \$2, \$2, \$3 |
| I11: |  | lw | \$4, 0 (\$2) |
| I12: |  | bltz | \$4, \$L4 |
| I13: |  | addu | \$4, \$4, 1 |
| I14: |  | sw | \$4, 0 (\$2) |
| \$L4: |  |  |  |
| I15: |  | addu | \$16, \$16, 1 |
| I16: |  | slt | \$2, \$16, 66 |
| I17: |  | bne | \$2, \$0, \$L5 |



LdSt Slice


| I1: | move | \$16, \$0 |
| :---: | :---: | :---: |
| I1d: | move, c | \$f2, \$0 |
| \$L5: |  |  |
| 12: | 1w | \$f4, reg_mask |
| I3: | sra, c | \$f4, \$f4, \$f2 |
| I4: | andi, c | \$f4, \$f4, 0x1 |
| I5: | beq, c | \$f4, \$0, \$L4 |
| I6: | move | \$4, \$16 |
| I7: | jal | delete_equiv_reg |
| I8: | lw | \$3, reg_tick |
| I9: | sll | \$2, \$16, 2 |
| I10: | addu | \$2, \$2, \$3 |
| I11: | 1w | \$f0, 0 (\$2) |
| I12: | bltz, c | \$f0, \$L4 |
| I13: | addu, c | \$f0, \$f0, 1 |
| 114: | sw | \$f0, 0 (\$2) |
| \$L4: |  |  |
| I15: | addu | \$16, \$16, 1 |
| I15d: | addu, c | \$£2, \$£2, 1 |
| I16: | slt, c | \$f4, \$f2, 66 |
| I17: | bne, c | \$f4, \$0, \$L5 |



## Copying vs Duplication

Duplication:

+ No communication between register files.
- Requires copy/duplication of parents.
=> Effect might fan out along backward slice.
Copying:
- Requires communication between register files.
+ Does not affect parents.
Implications:
- Optimal decisions cannot be made using only local info.
- Heuristics used to pick between the two.


## Algorithm Overview

Let $G_{u}$ be the undirected RDG.

1. Assign LdSt slice to INT.
2. Assign connected components in $G_{u}$ containing only branch and store-value computation to $\mathrm{FP}_{\mathrm{a}}$.
3. Make copying/duplication decisions for all nodes in $G_{u}$.
4. For other connected components of $G_{u}$, determine where to introduce copies/duplicates.
5. Insert copies/duplicates.


Step 4 of the algorithm


Step 4 of the algorithm


Step 4 of the algorithm


## Size of $\mathrm{FP}_{\mathrm{a}}$ partition



## Performance Improvements



Performance improvements on a 4-way issue (2 int + 2 fp ) machine

## Conclusions

- Can exploit idle fp resources for integer execution.
- Minimal hardware changes to support integer execution in the floating-point subsystem.
- Code partitioning done by the compiler.
- Copy instructions and code duplication are useful in getting good $\mathrm{FP}_{\mathrm{a}}$ partitions.
- 9\%-41\% of dynamic instructions execute in $\mathrm{FP}_{\mathrm{a}}$.
- $3 \%-23 \%$ performance improvements on a 4 -way issue $\mathrm{m} / \mathrm{c}$.

