

Coherent Network Interfaces for Fine-Grain Communication

Shubhendu S. Mukherjee

Babak Falsafi, Mark D. Hill, and David A. Wood




Wisconsin Wind Tunnel Project
University of Wisconsin-Madison

■ Coherent Network Interfaces for Fine-Grain Communication
Copyright © 1996 by Shubhendu S. Mukherjee
23rd International Symposium on Computer Architecture, 1996

Slide
1

The Problem




Uncached access to Network Interface is inefficient

■ Coherent Network Interfaces for Fine-Grain Communication
Copyright © 1996 by Shubhendu S. Mukherjee
23rd International Symposium on Computer Architecture, 1996

Slide
2

Exploit Cache Coherence



Cache status, control, & messages

Transfer message in cache block units (e.g., 32 - 128 bytes)

■ Coherent Network Interfaces for Fine-Grain Communication
Copyright © 1996 by Shubhendu S. Mukherjee
23rd International Symposium on Computer Architecture, 1996

Slide
3

Coherent Network Interfaces

- + Efficient polling
- + Efficient message send/receive
- + Plentiful buffering in main memory

Significant performance improvement


17-53% on a coherent memory bus

30-88% on a coherent I/O bus


■ Coherent Network Interfaces for Fine-Grain Communication
Copyright © 1996 by Shubhendu S. Mukherjee
23rd International Symposium on Computer Architecture, 1996

Slide
4

Outline



Outline




- 3 Taxonomy
- 4 Results


Cachable Device Registers

Generalization of CCRs [Reinhardt et al., 1996]

- + Efficient polling
- + Block Transfer




Queue



Replace hardware fifos with queues

Cachable Queue



Reducing Coherence Traffic

HEAD: Lazy Pointer

sender infrequently reads HEAD

TAIL: Message Valid Bit [MIT *T-NG, Berkeley PAM]

no coherence traffic on TAIL


Queue Entries: Sense Reverse

stale message or valid message?


odd pass: 1 = valid message

even pass: 0 = valid message


Home for Cachable Queue



Home for Cachable Queue




Plentiful Buffering



■ Coherent Network Interfaces for Fine-Grain Communication
Copyright © 1996 by Shubendu S. Mukherjee
23rd International Symposium on Computer Architecture, 1996

Slide 13

Fast Cache-To-Cache Transfer



■ Coherent Network Interfaces for Fine-Grain Communication
Copyright © 1996 by Shubendu S. Mukherjee
23rd International Symposium on Computer Architecture, 1996

Slide 14

Taxonomy

NI_iX / CNI_iX

- i = exposed queue size
- X = empty, queue not exposed
- = Q, queue explicit
- = Q_m , queue explicit + home in main memory

$NI_{2w} = \sim CM-5, \text{ uncached registers}$

$CNI_{16}Q = \text{cachable queue}$

$CNI_{16}Q_m = \text{cachable queue} + \text{cache in CNI}$

■ Coherent Network Interfaces for Fine-Grain Communication
Copyright © 1996 by Shubendu S. Mukherjee
23rd International Symposium on Computer Architecture, 1996

Slide 15

Results


Simulation parameters

- network interface on memory bus
- 100 cycle network latency
- end-to-end hardware flow control
- 64-byte cache blocks
- 256 byte network messages (4 cache blocks)
- 200 MHz dual issue hyperSPARC-like processor
- 100 MHz memory bus with MBus coherence protocol
- 16 node parallel machine

■ Coherent Network Interfaces for Fine-Grain Communication
Copyright © 1996 by Shubendu S. Mukherjee
23rd International Symposium on Computer Architecture, 1996

Slide 16


Microbenchmarks



■ Coherent Network Interfaces for Fine-Grain Communication
 Copyright © 1996 by Shubendu S. Mukherjee
 23rd International Symposium on Computer Architecture, 1996

Slide 17

Macrobenchmarks



Overall 17-53% improvement over NI_{2w}

■ Coherent Network Interfaces for Fine-Grain Communication
 Copyright © 1996 by Shubendu S. Mukherjee
 23rd International Symposium on Computer Architecture, 1996

Slide 18

Summary

Exploit cache coherence

Use Cachable Queues to transfer messages

- + Efficient polling
- + Efficient message send/receive block transfer optimizations
- + Plentiful buffering in main memory

Wisconsin Wind Tunnel Project: <http://www.cs.wisc.edu/~wwt/>

■ Coherent Network Interfaces for Fine-Grain Communication
 Copyright © 1996 by Shubendu S. Mukherjee
 23rd International Symposium on Computer Architecture, 1996

Slide 19